<![CDATA[FPGA Arcade]]> http://www.fpgaarcade.com/punbb/index.php Fri, 11 Mar 2016 07:30:26 +0000 PunBB <![CDATA[Hardware availibility]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1096&action=new Without a base board we have no fun with a daughter board. I personally doubt I am going to see your hardware still in this life. Please do something with this Mike before most of us on this forum go extinct!

]]>
Fri, 11 Mar 2016 07:30:26 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1096&action=new
<![CDATA[SID talk]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=256&action=new Thanks to Daniel, some chips for me to test - and my SIDs off to be checked too.
Cheers,
Mike

]]>
Tue, 04 Mar 2014 08:06:31 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=256&action=new
<![CDATA[Enhanced Audio]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1216&action=new I will publish them the minute I have a combined version ready. Hopefully this weekend will give me more time smile

]]>
Mon, 30 Jan 2017 16:09:56 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1216&action=new
<![CDATA[Current state of repos]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1223&action=new I've made a few changes the the replay_lib , global settings for audio / keyboard input from ARM to allow bridging from debug serial/usb.

The Amiga core is having some changes done and may not compile at the moment.

I've added a getting_started simple project as well, which is just a shell to use when starting new projects.

]]>
Tue, 21 Feb 2017 20:30:41 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1223&action=new
<![CDATA[Experimental compute module]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1221&action=new wasa talking about the replay board with the test board ^^

]]>
Tue, 14 Feb 2017 21:53:17 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1221&action=new
<![CDATA[Custom daughterboard]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1222&action=new Looks fantastic!

]]>
Wed, 15 Feb 2017 18:51:32 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1222&action=new
<![CDATA[Datastorm]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1220&action=new Thank you MikeJ! I'm glad that the US will be receiving more boards shortly.

]]>
Fri, 10 Feb 2017 17:52:44 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1220&action=new
<![CDATA[Xevious]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1215&action=new Now with mb88 (namco 54XX)  ship explosion.

]]>
Sun, 29 Jan 2017 19:33:53 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1215&action=new
<![CDATA[Modelsim simulation]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1219&action=new Quick start guide if you are using Modelsim.

in the modelsim.ini file I setup :
work = $HWLIB/work
unisim = $HWLIB/unisim

Define an environmental variable HWLIB. I use

HWLIB=c:\hwlib

From a command prompt under Windows at least run :

\hw\replay\cores\replay_lib\tb\comp_lib   

This only needs to be done once. It compiles the Xilinx unisim libs. If you are not using ISE14.7 change the path :
#rem set to your source of the Xilinx UNISIMs library
set XILINXPATH=C:\Xilinx\14.7\ISE_DS\ISE\vhdl\src\unisims\
set XILINXPATH_V=C:\Xilinx\14.7\ISE_DS\ISE\verilog\src\unisims

Run this every time the replay_lib is updated :
\hw\replay\cores\replay_lib\tb\comp       

Then the core tb :
\hw\replay\cores\amiga_aga\tb\comp

then you are good to go.....
vsim a_replay_amiga_tb

I have a handy script which adds a restart and rerun button
source restart.do

]]>
Tue, 07 Feb 2017 13:42:12 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1219&action=new
<![CDATA[lcd expansion board?]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1218&action=new it would need a 5v power supply, but mobile phone battery and power control logic should do it

]]>
Mon, 06 Feb 2017 10:18:50 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1218&action=new
<![CDATA[mass storage]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1217&action=new Thanks for the advice Jim, I'm indeed using 10 bytes. Going to change that for 12 then to avoid any problems.

Cheers!

]]>
Thu, 02 Feb 2017 14:17:09 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1217&action=new
<![CDATA[Best LCD Monitor for Replay]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1214&action=new Agreed, I've been using the BL912 and it's just the perfect screen for the replay. I'm using it with all my other retro gear (xrgb mini, A4000/PIV, A1200/mk2)

]]>
Sat, 21 Jan 2017 09:49:15 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1214&action=new
<![CDATA[Asteroids hardware]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=1213&action=new Yeah, I really enjoyed reading Jed's stuff. I had a really interesting email exchange with him as well which I seem to have lost now I look for it sad

]]>
Thu, 12 Jan 2017 05:14:42 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=1213&action=new
<![CDATA[1943: The Battle for Midway]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=191&action=new Awesome! smile

]]>
Sun, 15 Dec 2013 23:29:06 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=191&action=new
<![CDATA[Williams (Defender, Stargate, Joust, ...)]]> http://www.fpgaarcade.com/punbb/viewtopic.php?id=147&action=new Was there ever any more progress with this? I did a number of arcade and pinball sound boards in VHDL a year or two ago and ran into the same issue with the 6800 core. It sounded ok but when I compared it side by side with the sound from my real Robotron cabinet it was clear that the speed was off.

A cycle accurate 6809 would be great, it would enable an FPGA recreation of the Vectrex. All of the major components already exist in HDL but the Vectrex relies on precise timing to draw the vectors.

]]>
Mon, 14 Oct 2013 17:09:50 +0000 http://www.fpgaarcade.com/punbb/viewtopic.php?id=147&action=new